

Rüdiger Westermann Chair for Computer Graphics & Visualization







Overview

- Programming interfaces and support libraries
- The CUDA programming abstraction
- An in-depth CUDA example
- CUDA-OpenGL binding



• How can we program the GPU?



• We will focus on C/CUDA and NVIDIA GPUs in this tutorial



Horizontal vs. vertical application development







Software libraries to support GPU/CUDA programming •

GPU Computing Applications

Application AccelerationEngines SceniX, CompleX, Optix, PhysX

Utility Libraries CUDPP, CUBLAS, CUFFT, CULA, NVPP, Magma

Development Environment

C, C++, Fortran, Python, Java, OpenCL, Direct Compute, ...

CUDA Compute Architecture





- A few software libraries to support GPU/CUDA programming
 - CUDPP a library of high-performance parallel primitives for GPUs
 - Provides scan-primitives, stream compaction, radix sort, sparse matrixvector multiply, random number generation
 - CUBLAS
 - Basic Linear Algebra Subprograms like vector, vector/matrix, and matrix/matrix operations (subset of BLAS 1/2/3)
 - CUFFT (<u>http://developer.download.nvidia.com</u>)
 - 1D, 2D, and 3D transforms of complex and real-valued data
 - Transform sizes (2D/3D) up to 16384 in any dimension
 - MAGMA <u>http://icl.cs.utk.edu/magma/</u>
 - Dense linear algebra on heterogeneous CPU+GPU systems
 - CULA by EM Photonics (<u>http://www.culatools.com/</u>)
 - Emulates LAPACK on GPUs
 - LU, QR and singular value decomposition, least squares



CUDA – Compute Unified Device Architecture

- CUDA parallel programming abstraction
 - Parallel computing architecture and programming model
 - Unified hardware and software specification for parallel computing
- Hardware multithreading
- General purpose programming model
 - User launches batches of threads on the GPU (application controlled SIMD program structure)
 - Fully general load/store memory model
 - Simple extension to standard C
- Not a graphics API
 - But graphics API interoperability is possible
 - "Buffer exchange" between CUDA and graphics API



CUDA – Compute Unified Device Architecture

- CUDA is designed to fully exploit the SIMD execution paradigm underlying the GPU design
 - Parallel kernels composed of many threads
 - All threads execute the same sequential program
 - Threads are grouped into thread blocks
 - Cooperation within a block via fast, shared memory and hardware synchronization barriers
 - Blocks are virtualized multiprocessors
 - All blocks must be independent, implicit barrier between kernel launches
 - Support by runtime API
 - cudaMalloc(), cudaMemcpy(), cudaFree()
 - cudaGetLastError()
 - ...



CUDA – compiling CUDA for GPUs

 NVCC compiles into CPU and Parallel Thread eXecution code





• Evaluation of a finite-difference stencil on a 2D uniform grid

$$u_{ij} = u_{i+1j} - 2u_{ij} + u_{i-1j} + u_{ij+1} - 2u_{ij} + u_{ij-1}$$
$$= u_{i+1j} + u_{i-1j} + u_{ij+1} + u_{ij-1} - 4u_{ij}$$





The sequential CPU code for computing the finite-difference stencil

```
int main(float *u, int Nx, Ny) {
   // pointer to CPU (host) memory
   float *out;
   // allocate array on host
   out = (float *)malloc(sizeof(float)*Nx*Ny);
   // compute stencil
   for (int j=1; j<Ny-1; j++) {</pre>
      for (int i=1; i<Nx-1; i++) {</pre>
         out[i + j * Nx] =
                   u[i+1 + j * Nx] +
                   u[i-1 + j * Nx] +
                   u[i + (j+1) * Nx] +
                   u[i + (j-1) * Nx] -
                   4 * u[i + j * Nx];
   // copy result to input array and free memory
   memcopy(out, u, sizeof(float)*Nx*Ny);
   free(out);
```



}

- The parallel GPU code for computing the finite-difference stencil Requirements:
 - Allocation of memory on the GPU device and moving data to/from that memory
 - A kernel a function callable from the host (CPU) and executed on the device by many threads in parallel
 - An execution configuration to specify the number and grouping of parallel threads used to execute the kernel
 - Performing parallel computations based on a subdivision of the problem domain, i.e., a means to specify which part of the domain a thread has to work on



CUDA setup code for the stencil computation







• Moving data between host and device memory.







- CUDA configuration and execution of the parallel thread program
 - Remember: threads are grouped into blocks and blocks are structured into grids
 - Blocks and grids can have multiple dimensions
 - Threads in one block are executed on the sam SM, whereas blocks can run on different SMs



- The block/grid abstraction allows balancing the trade-offs between running many independent threads in parallel, and running blocks of threads that are synchronized and can cooperate with each other
- The execution configuration can be requested by a thread via variables:
 - **blockldx**: the thread's block index within the grid
 - threadIdx: the thread's index within the block
 - **blockDim**: the number of threads in the thread's block





Faculty of Informatics – Chair for Computer Graphics & Visualization



• The kernel – the program that is executed by the threads on the SPs

```
global void computeStencilOnDevice(float *u, float *out, int Nx, Ny) {
 // the thread in the current block
 int tX = threadIdx.x;
 int tY = threadIdx.y;
 // the index of the first thread in the current block
                                                                               Host
                                                                                      Device
 // i.e., the base of the subgrid in the global grid
                                                                                         Grid 1
 int baseX = blockIdx.x * (blockSizeX - 2) + 1;
                                                                                Kernel
                                                                                          Block
                                                                                               Block
                                                                                 1
                                                                                          (0, 0)
                                                                                               (1, 0)
 int baseY = blockIdx.y * (blockSizeY - 2) + 1;
                                                                                          Block
                                                                                               Block
                                                                                          (0.11)
 // the grid index at which the numerical stencil
                                                                                        Grid 2
 // is to be evaluated by the thread
                                                                                Kernel
 int i = baseX + tX;
                                                                                    Block (1, 1
                                                                                      0.0.1) (1.0.1)
 int j = baseY + tY;
                                                                                     hread Thread Thread
                                                                                             Three
                                                                                    (0,0,0) (1,0,0) (2,0,0)
                                                                                    Thread Thread Thread Thread
 . . .
```





• The kernel – the program that is executed by the threads on the SPs

```
. . .
  // allocate fast shared memory (lifetime of a block) to cache the working set
  // reduces the number of device memory reads by a factor of 4
  shared float u sh[BLOCKSIZEX][BLOCKSIZEY];
  // fill the shared memory with the working set from the global device array
  u \sinh[tX][tY] = u[i + j * Nx];
  syncthreads(); // all threads wait at this barrier for all others
   if(tX > 0 \& tX < BLOCKSIZEX-1 \& tY > 0 \& tY < BLOCKSIZEY-1) 
        // compute the stencil on the data in shared memory and write to out array
        out[i + j * Nx] = u sh[tX+1][tY] + u sh[tX-1][tY] +
                           u sh[tX][tY+1] + u sh[tX][tY-1] - 4.0 * u sh[tX][tY];
} // end of computeStencilOnDevice
```



- Parallel memory transactions
 - Assume threads are ordered in row-major order, e.g., in a 2x2 block: thread[0][0] → 0; thread[1][0] → 1; thread[0][1] → 2; thread[1][1] → 3
 Data grid
 - The device data is laid out in this way, too
 - Per-thread memory reads due to u_sh[tX][tY] = u[i + j * Nx]; should look like this:

One block

thread	thread	thread	thread	thread	thread	thread	thread
0	1	2	3	4	5	6	7
thread	thread	thread	thread	thread	thread	thread	thread
8	9	10	11	12	13	14	15
٠	•	•	٠	•	•	•	•
thread 56	thread 57	thread 58	thread 59	thread 60	thread 61	thread 62	thread 63





- Non-coalesce parallel memory transactions
 - Every single read from the device memory reads buckets of at least 32 bytes
 - One single thread

 even though only requesting 4 bytes – triggers the movement of 32 bytes when reading one float

- This results in
 8 x 32 bytes
 to be read overall
- Moreover, since all threads read from the same memory bank, the read operations are serialized
- In our case, since all requested data lies in succession, all 8 single reads are coalesce into one memory transaction of 8 x 4 = 32 bytes

	32 bytes in single read operation									
าร										
S										

